Nexperia USA Inc. PUMB2F
- Part No.:
- PUMB2F
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Bipolar Transistor Arrays, Pre-Biased
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
PUMB2F.pdf
- Description:
- TRANS PREBIAS 2PNP 50V 6TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,101
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PUMB2F from Nexperia is a PNP/PNP resistor-equipped double transistor (RET) in SOT363-3 (SC-88) package, rated for −50 V VCEO, −100 mA IO, with integrated 47 kΩ bias resistors R1 and R2 per transistor. It functions as a dual low-side switch or digital interface buffer in space-constrained automotive and industrial control circuits.
For engineers reviewing the PUMB2F datasheet, PUMB2F pinout, PUMB2F application, or PUMB2F equivalent, this device is selected for compact dual-transistor logic-level interfacing where built-in biasing eliminates external resistors, reduces BOM count, and supports AEC-Q101-compliant automotive signal conditioning.
Technical Context
The PUMB2F integrates two matched PNP transistors with monolithically embedded base bias networks-each with R1 = 47 kΩ (input resistor) and R2 = 47 kΩ (feedback resistor), yielding R2/R1 = 1.0. Its dual-emitter-grounded topology enables independent switching of two loads referenced to common ground.
It operates within −65 °C to +150 °C ambient range, with per-transistor power dissipation limited to 200 mW (FR4 PCB, 25 °C), and junction temperature capped at 150 °C. The device exhibits hFE ≥ 80 at −5 V VCE, −5 mA IC, and VCE(sat) ≤ −150 mV at −10 mA IC/−0.5 mA IB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −50 V - Maximum collector-emitter voltage before breakdown; defines safe operating voltage for driving 24 V automotive loads with margin. |
| IO | −100 mA - Continuous output current per transistor; supports direct drive of LEDs, small relays, or logic inputs without external current gain staging. |
| R1 / R2 | 47 kΩ / 47 kΩ - Integrated base bias resistors eliminate need for 4 external resistors in dual-transistor logic buffer design. |
| hFE | ≥ 80 - DC current gain at −5 V VCE, −5 mA IC; ensures reliable saturation with microcontroller GPIO-level base drive (e.g., 3.3 V/5 V logic). |
| VCE(sat) | ≤ −150 mV - Low saturation voltage at −10 mA IC/−0.5 mA IB; minimizes power loss and heat generation in high-duty-cycle switching. |
| AEC-Q101 | Qualified - Meets stress-test requirements for discrete semiconductors in automotive applications; supports under-hood and body-control module use. |
Pinout & Package
SOT363-3 (SC-88) 6-pin TSSOP package: ultra-compact surface-mount outline (2.2 mm × 1.35 mm × 0.95 mm), optimized for high-density PCB layouts and reflow soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND1 | Emitter connection of transistor TR1; provides local ground reference for first channel. |
| 2 | I1 | Base input of TR1; accepts logic-level signal (e.g., MCU GPIO) through internal R1 resistor. |
| 3 | O2 | Collector output of TR2; sinks current from load connected between VCC and O2. |
| 4 | GND2 | Emitter connection of transistor TR2; independent ground path for second channel. |
| 5 | I2 | Base input of TR2; electrically isolated from I1, enabling independent control of both transistors. |
| 6 | O1 | Collector output of TR1; sinks current from load connected between VCC and O1. |
Key Features
| Feature | Design Value |
|---|---|
| Dual PNP RET architecture | Two fully independent PNP transistors with matched on-chip R1/R2 bias networks reduce layout area by >40% vs discrete resistor+transistor solutions. |
| −100 mA per channel | Supports direct drive of optocoupler inputs, LED indicators, and low-power solenoid drivers without external amplification stages. |
| Integrated 47 kΩ bias resistors | Eliminates 4 external resistors per device, cutting pick-and-place steps and reducing risk of solder joint defects in automated assembly. |
| AEC-Q101 qualification | Validated for automotive-grade reliability including temperature cycling, HTRB, and ESD testing-enables use in body electronics and ADAS subsystems. |
Applications
| Automotive Body Control Module | Industrial PLC Input Conditioning |
|---|---|
|
Use Scenario: Level-shifting and current-sinking of 12 V sensor signals into 3.3 V microcontroller GPIOs. IC Role / Device Role / Timing Role: Dual-channel active-low interface buffer with built-in pull-down biasing. Use Value: Replaces two discrete PNP transistors + four resistors; reduces footprint by 65% and improves signal integrity via matched channel characteristics. |
Use Scenario: Isolating and debouncing mechanical switch inputs in DIN-rail mounted controllers. IC Role / Device Role / Timing Role: Digital input conditioner with hysteresis-free switching and fast turn-off (toff < 100 ns typical). Use Value: Enables direct connection of 24 V dry-contact switches to 5 V logic without external clamping or RC networks. |
| Consumer Appliance UI Panel | Medical Diagnostic Equipment Interface |
|
Use Scenario: Driving multi-color status LEDs from low-voltage MCU outputs in white-goods control boards. IC Role / Device Role / Timing Role: Dual constant-current sink with fixed gain and predictable VCE(sat). Use Value: Ensures uniform LED brightness across channels; eliminates batch-to-batch resistor tolerance drift affecting luminance. |
Use Scenario: Interfacing isolated analog front-end enable lines to safety-critical monitoring ICs. IC Role / Device Role / Timing Role: Fail-safe logic-level translator with guaranteed off-state leakage < −100 nA at −30 V VCE. Use Value: Meets IEC 61000-4-5 surge immunity requirements when used with TVS protection due to robust −50 V VCEO rating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-PNP resistor-equipped transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PUMD12 | NPN/PNP complement; single NPN + single PNP pair; different pinout (I1/O1/GND1/I2/O2/GND2 vs PUMB2F's GND1/I1/O2/GND2/I2/O1). | Used where mixed-signal level translation (e.g., 5 V → 3.3 V pull-up + 3.3 V → 5 V pull-down) is required. | Select when circuit requires asymmetrical transistor polarity per channel rather than dual-PNP sinking. |
| PUMH2 | NPN/NPN configuration; identical SOT363-3 package and 47 kΩ R1/R2 values but opposite polarity and VCEO = +50 V. | Suitable for high-side switching or sourcing applications where load connects to ground and supply feeds collector. | Choose for sourcing-based logic interfaces (e.g., driving NMOS gate pulls) instead of sinking-based loads. |
Compared with PUMD12 and PUMH2, the PUMB2F uniquely delivers matched dual-PNP sinking capability with unified ground referencing-critical for noise-immune, low-side switched sensor interfaces in automotive domains where common-emitter stability and negative rail compatibility are mandatory.
Availability
PUMB2F is available at Aetrix Electronics and suitable for automotive body control modules, industrial PLC input stages, and medical diagnostic equipment requiring stable component supply, AEC-Q101 compliance, and ultra-small SMT packaging.
Supply support for PUMB2F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency-enhancing components-specializing in logic, discrete, and MOSFET technologies for automotive, industrial, and consumer markets.
The PUMB2F belongs to Nexperia's Resistor-Equipped Transistor (RET) product line, engineered to replace discrete transistor-resistor combinations in digital interface and load-switching applications while ensuring AEC-Q101 reliability and space savings.
FAQ
What is the maximum allowable continuous current per channel of the PUMB2F?
The PUMB2F supports −100 mA continuous output current per transistor under conditions defined in the datasheet: Tamb ≤ 25 °C, FR4 PCB with standard footprint. Derating applies above 25 °C-per-transistor power dissipation drops linearly to 0 mW at 150 °C ambient, governed by Rth(j-a) = 625 K/W.
Can the PUMB2F be used in high-frequency switching applications?
The PUMB2F has a typical transition frequency fT of 180 MHz at −5 V VCE, −10 mA IC, making it suitable for digital switching up to ~10 MHz. However, its primary design intent is DC and low-frequency (<1 MHz) interface buffering-not RF or high-speed PWM-due to inherent RET parasitic capacitance (Cc = 3 pF max).
How does the built-in R1/R2 network affect input drive requirements?
With R1 = 47 kΩ, the PUMB2F draws ~70 µA base current at 3.3 V input (VI(on) ≈ −1.6 V), enabling direct drive from most MCU GPIOs without additional current limiting. The R2 feedback resistor stabilizes bias point, improving thermal stability and reducing sensitivity to hFE variation across temperature.
Is the PUMB2F pin-compatible with other SOT363-3 RET devices like PUMH2?
No-PUMB2F uses a unique pinout (GND1/I1/O2/GND2/I2/O1), whereas PUMH2 uses GND1/I1/O1/GND2/I2/O2. Swapping them without PCB revision causes functional failure: O1 and O2 are swapped, reversing channel assignments and potentially shorting outputs. Always verify pin mapping against schematic symbols.
PUMB2F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 2 PNP - Pre-Biased (Dual)
- Current - Collector (Ic) (Max):
- 100mA
- Voltage - Collector Emitter Breakdown (Max):
- 50V
- Resistor - Base (R1):
- 47kOhms
- Resistor - Emitter Base (R2):
- 47kOhms
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 80 @ 5mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 150mV @ 500µA, 10mA
- Current - Collector Cutoff (Max):
- 1µA
- Frequency - Transition:
- 180MHz
- Power - Max:
- 300mW
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSSOP
PUMB2F FAQ
1.How can I place an order for PUMB2F through Aetrix?
Please submit a Request for Quotation (RFQ) for PUMB2F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PUMB2F reliable?
The price and inventory of PUMB2F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PUMB2F is usually 5 days.
3.What payment methods are accepted for PUMB2F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PUMB2F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PUMB2F?
PUMB2F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PUMB2F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PUMB2F?
For technical support, including PUMB2F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PUMB2F requirements.
6.How does Aetrix verify that PUMB2F is sourced from the original manufacturer or authorized distributors?
All PUMB2F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PUMB2F meets industry standards.
7.What is the process for return or replacement of PUMB2F?
All PUMB2F units undergo pre-shipment inspection (PSI). If there is an issue with PUMB2F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PUMB2F part is unused and in its original packaging.
Return procedure for PUMB2F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PUMB2F Tags

-
SMUN5311DW1T1G
onsemi

-
UMH9NTN
Rohm Semiconductor

-
PUMH13,115
Nexperia USA Inc.

-
PUMD3-QX
Nexperia USA Inc.

-
PUMD2,115
Nexperia USA Inc.

-
RN4987FE,LF(CT
Toshiba Semiconductor and Storage

-
PUMD12,115
Nexperia USA Inc.

-
PUMD9,115
Nexperia USA Inc.

-
PUMH9,115
Nexperia USA Inc.

-
PUMD3,115
Nexperia USA Inc.

-
DCX114EU-7-F
Diodes Incorporated

-
PUMD13,115
Nexperia USA Inc.
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
